

IN THE CLAIMS

Please amend the claims as follows:

11. (Currently Amended) A p-channel metal-oxide-semiconductor transistor, comprising:
 - a silicon substrate;
 - a silicon dioxide (SiO_2) gate oxide, coupled to the substrate;
 - a gate, coupled to the SiO_2 gate oxide;
 - source/drain regions formed in the substrate on opposite sides of the gate; and
 - a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction x , located underneath the SiO_2 gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface ~~as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide.~~
12. (Canceled)
13. (Original) The transistor of claim 11, wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel is approximately 100 to 1,000 angstroms thick.
14. (Original) The transistor of claim 11, wherein the molar fraction of germanium is approximately 0.2.
24. (Currently Amended) A p-channel metal-oxide-semiconductor transistor formed on a silicon substrate, comprising:
 - a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction of x , and formed in the substrate, underneath a silicon dioxide (SiO_2) gate oxide and between a source region and a drain region;
 - wherein x is less than or equal to 0.6, and wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface.

~~xGe_x / SiO_2 gate oxide interface as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide.~~

25. (Previously Presented) A p-channel metal-oxide-semiconductor transistor formed on a silicon substrate, comprising: SiO_2

a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction of x , and formed in the substrate, underneath a silicon dioxide (SiO_2) gate oxide and between a source region and a drain region, wherein x is less than or equal to 0.6, and wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide; and

wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region is formed from ion implanting germanium (Ge) into the substrate at a dose of approximately 2×10^{16} atoms/cm², and wherein the Ge is implanted at an energy of approximately 20 to 100 keV.

26. (Previously Presented) The transistor of claim 24, wherein the Ge is dispersed in the substrate to a depth of approximately 100 to 1,000 angstroms.

27. (Previously Presented) The transistor of claim 24, wherein the Ge is dispersed in the substrate to a depth of approximately 300 angstroms.

28. (Currently Amended) A p-channel metal-oxide-semiconductor transistor formed on a silicon substrate, comprising:

a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction of 0.2, and formed in the substrate, underneath a silicon dioxide (SiO_2) gate oxide and between a source region and a drain region, wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface ~~as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide.~~

29-31. (Canceled)

32. (Previously Presented) The transistor of claim 28, wherein, the $\text{Si}_{1-x}\text{Ge}_x$ channel region was formed by a process comprising:

ion implanting Ge ions through the gate oxide on the substrate at a dose of approximately 2×10^{16} atoms/cm², and wherein the Ge was implanted at an energy of approximately 20 to 100 keV; and

annealing the substrate in a furnace at a temperature of approximately 450 to 700 degrees Celsius.

33-37. (Canceled)

38. (Currently Amended) A semiconductor transistor, comprising:

a silicon substrate;
a silicon dioxide (SiO_2) gate oxide, coupled to the substrate;
a gate, coupled to the SiO_2 gate oxide;
source/drain regions formed in the substrate on opposite sides of the gate; and
a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction of x, and located underneath the SiO_2 gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide.

39. (Previously Presented) The transistor of claim 38, wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel is approximately 100 to 1,000 angstroms thick.

40. (Currently Amended) A semiconductor transistor formed on a silicon substrate, comprising:

a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction of 0.2 formed in the substrate, underneath a silicon dioxide (SiO_2) gate oxide and between a source region and a drain region, wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide

interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface ~~as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide.~~

41. (Previously Presented) A semiconductor transistor formed on a silicon substrate, comprising:

a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction of x, and formed in the substrate, underneath a silicon dioxide (SiO_2) gate oxide and between a source region and a drain region, wherein x is less than or equal to 0.6, and wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x$ / SiO_2 gate oxide interface as a result of ion implantation of germanium through the previously formed SiO_2 gate oxide; and

wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region is formed from ion implanting germanium (Ge) into the substrate at a dose of approximately 2×10^{16} atoms/cm², and wherein the Ge is implanted at an energy of approximately 20 to 100 keV.

42. (Previously Presented) The transistor of claim 41, wherein the Ge is dispersed in the substrate to a depth of approximately 100 to 1,000 angstroms.

43. (Previously Presented) The transistor of claim 41, wherein the Ge is dispersed in the substrate to a depth of approximately 300 angstroms and the germanium molar fraction is about 0.4.